


# Conversores A/D e D/A para chip de Smart Grid

Design House



Cliente (direto)




Murilo Pilon Pessatti - CEO

Inovação de Produtos com Projeto de Circuitos Integrados e Casos de Sucesso


São Paulo, 29/03/11



# Agenda



# Case




+



chipus →

Company



- A chip to emulate a power system
- EPFL develop the whole IC system
- Chipus developed the A/D & D/A IC sub-system


# CHIPUS MICROELETROÔNICA LTDA.

“Empresa Privada, fundada em 2008, participante do CI-Brasil, especializada em projeto de circuitos integrados analógicos/mixed-signal.”


**FOCO:** Licenciamento de Blocos de Propriedade Intelectual (“IP”) da CHIPUS p/ empresas que desenvolvem chips.

**TIME:** 8 Colaboradores c/ experiência internacional, inclusive em empresas da área de semicondutores. **FUJITSU** **CHIPIDEA**


**VENDAS:** 1 consultor nos EUA + 1 representante China



## MERCADO



# Smart-Grid: Power Grid Stability




# Smart-Grid: Concept




A **smart-grid** delivers electricity from suppliers to consumers using two-way communications to control appliances at consumers' to save energy, reduce cost and increase reliability and transparency. *It overlays the electrical grid with an information and net metering system.*

# Smart-Grid: The main 4 triggers



1. **Renewable energies**, allowing consumers to be their own utilities and creating the need to connect these distributed sources to the central grid
2. **Active energy efficiency and energy management**, making energy visible and giving consumers the means to act on their energy consumption
3. **Electric vehicles**, reshaping the way everyone thinks about private and public transportation
4. **Real-time grid management**, to anticipate consumption and adapt energy accordingly

# Smart Grid: Issues




# Power Network Emulation: Toward real time management Hardware



# Power Network Emulation: ASIC for Smart Grid computations


➤ Emulation of : load, generator & line




Field Programmable Power Network System

# Power Network Emulation: From 16 to 100 nodes

- First prototype able to emulate up to 16 nodes
- First prototype emulates up to 50-100 x faster than real time
- Next prototype targets **up to 100 nodes**
- Next prototype target **up to 1000x faster than real time**




First 16 nodes emulation prototype



Next 100 nodes emulation prototype

# Power Network Emulation: Management



## ➤ Real-Time Optimization of Smart-grid




## Implementation: United Arab Emirates (UAE)

# Power Network Emulation: Digital vs. Analog


- Generators + loads + grid topology



- Power system computation scheme (digital vs analog)




$I_{node} \rightarrow \text{GRID MATRIX} \rightarrow U_{node} \rightarrow \text{node model} = f(I_{node}, U_{node})$




$I_{node} \rightarrow \text{EMULATION} \rightarrow U_{node} \rightarrow \text{node model} = f(I_{node}, U_{node})$

# Power Network Emulation: Approach

- Two different interfaces able to be implemented @ each node
- **Complex voltage interface** (phasor emulation approach)




- **Complex current interface** (phasor emulation approach)




# Power Network Emulation: 100 nodes in-a-chip

- Miniaturization of electronics functions
- Increase of the number of node by means of increase of signal-on-noise ratio
- Decrease of the price per node
- Targets: +100 nodes up to 1000 times faster than real time & 1 node / mm<sup>2</sup>




# 11 bits / 1-5 MSPS HYBRID SAR ADC / DAC

Features	
<ul style="list-style-type: none"> <li>▪ Successive Approximation Register Analog-to-Digital Converter</li> <li>▪ 11-bit / 1-5MSPS</li> <li>▪ End of conversion indicator</li> <li>▪ No missing code</li> <li>▪ AMS 0.35um CMOS process</li> <li>▪ Power consumption: &lt; 5mW</li> <li>▪ Core area: 0.15mm<sup>2</sup></li> </ul>	



SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
avdd	Analog power supply	2.7	3.3	3.6	V
dvdd	Digital power supply	2.7	3.3	3.6	V
temp	Temperature range	-40	27	125	°C
INL	Integral non-linearity	-	$\pm 0.9$	$\pm 2.0$	LSB
DNL	Differential non-linearity	-	$\pm 0.9$	$\pm 1.0$	LSB
Vos	Input offset voltage		$\pm 0.5$	$\pm 2.0$	LSB
Vref+	High reference voltage	1	-	3.3	V
Vref-	Low reference voltage	0	-	2	V
fclk	Clock frequency	12	-	50	MHz
t <sub>1</sub>	Soc signal duration	-	2	-	Clock
t <sub>conv</sub>	Conversion time	-	12	-	Clock
V <sub>in</sub>	Analog input voltage range	Agnd+0.2	-	Avdd-0.2	V

# 11 bits / 1-5 MSPS HYBRID SAR ADC / DAC



# OBRIGADO



**Chipus Microelectronics**

[www.chipus-ip.com](http://www.chipus-ip.com)

Rua Lauro Linhares, 589 - Sala 04 - 3º Andar  
Trindade - FLORIANÓPOLIS - CEP 88.036-001

**BRASIL**

[www.chipus-ip.com](http://www.chipus-ip.com)

Tel. +55 48 2107 2740  
+55 48 9167 8067

[chipus@chipus-ip.com](mailto:chipus@chipus-ip.com)

**[murilo.pessatti@chipus-ip.com](mailto:murilo.pessatti@chipus-ip.com)**

Electronics Laboratory



Elab - Electronics Laboratory

EPFL STI IEL GR-KA

ELB 338 (Batiment ELB)

CH-1015 - LAUSANNE

**SWITZERLAND**

<http://elab.epfl.ch>



Electronics Laboratory

